基于FPGA的函数信号发生器设计-英文翻译

基于FPGA的函数信号发生器设计-英文翻译,word版,可直接复制

A Precision frequency synthesis method by FPGA

Contents

A method of frequency measurement based on a closed loop composed mainly of a Frequency Comparator (FC) and a Direct Digital Synthesizer (DDS) is presented in this paper. The DDS serves as reference sinewave signal generator acting at one of the FC's inputs. The FC accepts the hard-limited waveform of the DDS as well as the unknown frequency. From the comparison of the two signals a logic output that controls an up/down counter is produced. The counter's output acting as the Frequency Setting Word (FSW) instructs the DDS to produce a new sinewave closer in frequency to the unknown one. When the loop settles, the FSW gives the digital estimate of the unknown frequency. Advantage is taken from the inherent high resolution of the DDS and noise immunity of the loop, to design an equally precise and immune frequency meter. All the additional associated stages up to the instrument's display are presented.

1 Introduction

The most commonly used frequency measurement technique adopts counters that count the pulses of the unknown frequency during a predefined time window (aperture). Apart from this, techniques where the pulses of a reference frequency are counted during one or more periods of the unknown one are also common. In the latter case, the period instead of the frequency is estimated .Some papers in the literature deal with the problem of low frequency measurement and are focusing in the frequency range of cardiac (heart) signals (a few hertz) or in the mains frequency (50-60 Hz). These techniques are actually measuring the period of the signals and use some way to calculate its reciprocal, the frequency. In the frequency is calculated by the method of look-up tables. Others are microprocessor or microcontroller based. The above methods can be characterized as open-loop methods i.e. digital counters are used to count during a predefined tinle interval and calculate the result afterwards. Its closed-loop form characterizes the proposed method in this paper. By the term "closed-loop" we denote some sort of feedback. A waveform with a known (controlled) frequency is produced within the circuit and is fed back to the frequency comparison stage which consecutively forces it to approximate the

Word文档免费下载Word文档免费下载:基于FPGA的函数信号发生器设计-英文翻译 (共8页,当前第2页)

你可能喜欢

  • 英语演讲稿范文
  • 物理压强课件
  • 英文介绍
  • 投标书技术标
  • 人教版高中地理教材
  • 投标书目录
  • 驱动桥设计说明书
  • 美食英语

基于FPGA的函数信号发生器设计 英文翻译相关文档

最新文档

返回顶部